Atomic layer deposition ͑ALD͒ was used to deposit passivating interfacial nitride layers between Ge and high-oxides. High-oxides on Ge surfaces passivated by ultrathin ͑1-2 nm͒ ALD Hf 3 N 4 or AlN layers exhibited well-behaved C-V characteristics with an equivalent oxide thickness as low as 0. With the advancement of deposition techniques for thin, high-permittivity ͑high-͒ dielectric films, significant progress has recently been made towards integrating highdielectric materials into conventional metal oxide semiconductor ͑MOS͒ processes.
With the advancement of deposition techniques for thin, high-permittivity ͑high-͒ dielectric films, significant progress has recently been made towards integrating highdielectric materials into conventional metal oxide semiconductor ͑MOS͒ processes. 1 The incorporation of deposited gate dielectrics into gate stacks provides an opportunity to consider high mobility semiconductors such as germanium for future MOS devices. The absence of a chemically stable thermal oxide has been the main obstacle hindering the use of Ge channels in MOS devices. Deposited high-gate dielectrics can possibly avoid this problem. A key issue for integrating deposited high-dielectrics with Ge is the formation of a high quality Ge/dielectric interface.
High-dielectrics deposited directly on wet-cleaned ͑di-lute HF or HCl͒ Ge surfaces generally exhibit high density of interface charge traps and very poor leakage current characteristics. 2 One solution to this problem involves growing a thin germanium oxynitride ͑GeO x N y ͒ interfacial layer by rapid thermal nitridation followed by deposition of a high-dielectric. [3] [4] [5] It has been shown that GeO x N y interlayers provide a stable and smooth interface with improved electrical properties. Reported shortcomings of the oxynitride passivation method include large negative flatband voltage shift and very low electron mobility for n-channel MOS field effect transistors ͑MOSFETs͒.
2 While nitridation of germanium results in a reasonable quality native insulator, this approach may be limited by the fundamentally poor material and electrical properties of GeO x . Consequently, alternative deposition-based and surface-treatment methods ͓AlN, 6 PH 3 , 6 and SiH 4 7 ͔ have been proposed. In this letter, we show that atomic layer deposition ͑ALD͒ of ultrathin insulating nitride layers such as AlN and Hf 3 N 4 8 can effectively passivate the Ge surface and produce functional n-channel and p-channel Ge MOSFETs with reasonable mobility values. AlN ͑ ϳ 9͒ and Hf 3 N 4 ͑ ϳ 20͒ have higher values than GeO x N y ͑ ϳ 6-7͒ and depositions of AlN and Hf 3 N 4 do not require high temperature processes that can be detrimental to the device performance.
The Ge substrates used for device fabrication were Gadoped p-type ͑100͒ substrates with resistivity of 0.2-0.4 ⍀ cm and Sb-doped n-type ͑100͒ substrates with resistivity of 0.025-0.04 ⍀ cm. The Ge substrates were immersed in dilute HF solution ͑10%͒ for 5 min to remove the native oxide and then rinsed in de-ionized water for 30 s. 4 Immediately after wet cleaning, the substrates were transferred into a custom-built, hot-wall ALD reactor. Tris͓dim-ethylamido͔ aluminum and tetrakis ͓ethylmethylamido͔ hafnium precursors were used for AlN and Hf 3 N 4 , respectively. Both of the precursors were vaporized at approximately 80°C and delivered to the deposition zone by a N 2 carrier stream. The deposition temperature for these nitride layers was 200-250°C and purified NH 3 gas was used as a coreactant. In situ ALD of high-oxide films ͓HfO 2 , 9 LaAlO 3 , 10 or GdScO 3 11 ͔ immediately followed the deposition of the nitride layers and the gate electrode was also formed in situ using ALD WN ͓Fig. 1͑a͔͒. The samples then underwent rapid thermal annealing at 420°C for 2 -3 min in forming gas ͑1:10 H 2 / He mixture at 5 Torr͒.
For MOS capacitors, Pt was sputtered through a shadow mask to produce pads that served as top contacts as well as etch masks for reactive ion etching of WN. Ge devices were fabricated in concentric ring geometry with three different gate lengths, 5, 10, and 20 m. The source/ drain ͑S/D͒ dopant activation conditions were 500°C, 60 s for n-channel devices and 450°C, 60 s for p-channel devices, both in a N 2 ambient. The temperature required for acceptable n-type dopant activation was determined experimentally. Ti/ Al metallization was used for contacts to the source, drain, and gate.
The thickness was linearly proportional to the number of ALD cycles for both AlN and Hf 3 N 4 deposition processes. The growth rates of the AlN and Hf 3 N 4 films were 1.5-1.8 Å / cycle with almost zero incubation time, which implies that AlN and Hf 3 N 4 nucleate on HF-cleaned Ge surfaces very effectively. Compositional analysis of thick AlN and Hf 3 N 4 films on amorphous carbon substrates by Rutherford backscattering showed that the oxygen and carbon contents are below 1%. Both nitride films were amorphous as deposited according to x-ray diffractometry measurements, and remained amorphous after the S/D activation process.
Cross-sectional transmission electron microscopy ͑TEM͒ micrographs ͓Fig. 1͑b͔͒ show no evidence of significant lowlayer ͑GeN x or GeO x N y ͒ formation at the interface during deposition. The root mean square ͑rms͒ roughness of either nitride film measured by AFM was below 0.5 nm and was independent of the film thickness for thicknesses greater than 1.5 nm. The rms roughness of wet-cleaned Ge substrate before deposition was 0.2-0.3 nm.
Capacitance-voltage ͑C-V͒ characteristics of various Ge/ ͓AlN or Hf 3 N 4 ͔/high-oxide/WN MOS capacitors were measured at different frequencies. Figure 2 shows 100 kHz and 1 MHz C-V curves of a p-Ge/ Hf 3 N 4 / HfO 2 / WN MOS capacitor. The total physical thickness of the dielectric was 4 nm and the thickness of the nitride interlayer was approximately 1.5 nm. An equivalent oxide thickness ͑EOT͒ of 0.82 nm and flatband voltage of 0.01 V were determined by fitting the measured data with the MISFIT 12 simulation program ͑including quantum mechanical effects͒. The measured C-V curves showed good agreement with simulation assuming a uniform distribution of hole traps with density of 2.0 ϫ 10 12 cm −2 eV −1 . There was no significant frequency dispersion and the flatband voltage shift was minimal. Small humps were present in the midgap region for C-V curves measured at frequencies lower than 100 kHz, which indicates slowly responding trap states. Some near-interface or bulk charge traps were also present as evidenced by hysteresis in the C-V curves. In general, the hysteresis ranged from 0.1 to 0.3 V for these films and was about 0.15 V for the C-V curves shown in Fig. 2 . The inset in Fig. 2 displays the corresponding leakage current density plot for the accumulation region. The leakage current density is approximately 0.01 A / cm 2 at ͉V g − V FB ͉ equal to 1.0 V. To study the properties of the Ge/nitride interface in more detail, we employed two measurement techniques that are generally used to measure interface trap density ͑D it ͒: quasistatic C-V and frequency dependent conductance measurements. Figure 3͑a͒ shows quasistatic, 10 kHz, and 1 MHz C-V curves for a p-Ge/ Hf 3 N 4 / GdScO 3 / WN MOS capacitor. The thicknesses of the Hf 3 N 4 and GdScO 3 layers were approximately 1.5 and 8 nm, respectively. The normal quasistatic C-V curve implies reasonably good interface quality. The difference in C MAX for the C-V curves in Fig. 3͑a͒ is probably due to the parasitic series resistance. The filled squares in Fig. 3͑b͒ denote D it values extracted from the quasistatic and 1 MHz C-V curves. 13 Conductance of the same MOS capacitor was also measured at frequencies ranging from 1 kHz to 1 MHz. D it was extracted from the conductance data and the values are plotted as empty circles in Fig. 3͑b͒. 14 The midgap D it values obtained from the two different methods are in the same range, 1 ϫ 10 12 -3 ϫ 10 12 cm −2 eV −1 . We fabricated n-channel and p-channel Ge MOSFETs with gate stacks employing AlN and Hf 3 N 4 interlayers. AlN provided optimum performance for p-channel devices while Hf 3 N 4 provided optimal performance for n-channel devices. Figure 4 shows the I S -V G plots for a n-channel device with a p-channel device had a threshold voltage of −0.04 V and a SS of 81 mV/ decade. The following equation was used to estimate the interface state density of the devices:
where C D , C i , and C it are the depletion capacitance, the gate capacitance, and the interface trap capacitance, respectively. This model assumes a uniform distribution of interface traps in the lower half of the band gap for p-channel devices and upper half of the band gap for n-channel devices. The D it values extracted by this method are 5.4ϫ 10 12 cm −2 eV −1 for the n-channel device and 2.2ϫ 10 12 cm −2 eV −1 for the p-channel device. These values suggest an asymmetrical interface distribution and are similar in magnitude to those obtained from MOS capacitors. Figure 5 shows the effective electron and hole mobilities extracted from same device I S -V G ͓Fig. 4͑a͔͒ and split C-V data. The p-channel device shows mobility slightly higher than Si universal but the n-channel device shows degraded mobility relative to Si. Prior published work on Ge n-channel devices with GeON interlayers suggested that asymmetry in interface trap density ͑higher density in upper half of bandgap͒ may be a major contributor to poor n-type MOS performance. 16 Similar results have also been observed for early work on Si MOSFETs with HfO 2 / SiON dielectric stacks. 17 While the precise mechanism for mobility degradation in Ge n-channel devices with ALD nitride interlayers is not completely understood, it is possible that this is an inherent shortcoming of the Ge-nitride interface. It is important to note that C-V hysteresis for Ge with the nitride interlayers was generally higher by 0.1-0.2 V than on Si when the same high-oxides were used. 11 This indicates that there are significant charge traps either in the nitride interlayers or at the interface between the nitride interlayers and very thin GeO x layers that are not completely removed by wet cleaning. 18 Although ALD nitride passivation layers still need improvement with regard to interface trap density, this work demonstrates that ALD can be a useful method for depositing very thin passivation layers on Ge surfaces. A recent report 19 suggests that sulfur passivation provides a better interface than nitrogen passivation so ALD of thin metal sulfide layers may offer further improvement. Material flexibility ͑nitrides, sulfides, phosphides, etc.͒ and layer-by-layer composition control capability suggest that ALD may play an important role in developing a simple, complementary-MOScompatible Ge passivation method. Fig. 4 and corresponding split C-V data.
